Abstract-Many architectures of transistor only simulated inductors (TOSI) have been proposed until now in literature. Exhibiting tuning possibilities, low chip area and offering integration facility, they constitute promising architectures to replace passive inductors in RF circuits. An improved CMOS active inductor topology is proposed in this paper. With a novel loss compensation scheme, frequency increase up to 1.1 GHz (30%-66%) of the inductor self resonant frequency is achieved in the frequency band 1.5-3.3 GHz with large quality factors and very low current consumption. Besides, a more accurate passive model is proposed for CMOS TOSI active inductors and tested for this particular topology. Consisting of four parallel branches, it is still second order even though it contains three conservative elements. The model is sufficient general and proves superior performances over the classical RLC model mainly for higher frequencies. The simulations were carried out in a 0.18 urn CMOS process.
INTRODUCTION
Various CMOS TOSI architectures have been proposed during the last two decades, covering a wide range of applications: RF bandpass filters [1-3], (RFlbandpass) amplifiers [4] [5] , current or voltage oscillators [6] [7] and even frequency dividers [8] .
TOSI architectures basically consist of a capacitively loaded gyrator made of several transistors, typically two, loaded by the gate to source capacitor of one transistor. The main advantages of these capacitorless entirely active simulated inductors over on--chip passive inductors are low silicon area and frequency and quality factor tuning possibility while current consumption, noise and nonlinearity are the main drawbacks. Inductor losses can be reduced by using varactors [3] , one negative resistance or even two [9] .
The only equivalent model reported so far in literature for TOSI is the lossy LC parallel resonant circuit. Even though such model contains approximations, only gate to source capacitors being taken into account by the authors, it is good enough in applications where the inductive behavior only is exploited (LNA's). However, for voltage controlled oscillators (VCO) or bandpass filters where the self resonant frequency is of utmost importance, this classical RLC model does not approximate the resonant frequency accurately, giving significant errors for higher frequencies in the GHz domain.
This article is organized as follows. First, a more accurate TOSI passive model is proposed and discussed for a particular CMOS TOSI architecture in Section II. Frequency enhancement technique with negative capacitances is applied to the same inductor and studied in Section Ill. Simulation results are reported in Section IV while conclusions are presented in the last Section.
II.
PROPOSED RLC MODEL FOR TOSI The simulated inductor [2] studied in our research is presented in Fig. 1 a together with the RLC model ( Fig. 1 b) , generally adopted in literature for TOSI architectures [3] [4] [5] [6] [7] [8] .
The gyration function is implemented by transistors Mj (inverting stage) and M2 (non-inverting trans conductor) while a current source Ib is used for biasing purpose. In other words, only three transistors are necessary to emulate the inductor behavior, therefore making this active inductor suitable for low power and small chip area RF devices. The inductor input impedance Zim represented by the relations (1-2) has been synthesized as shown in Fig. lc) , the bulk effect being neglected. The input impedance is a function of the transistor trans conductances (gmJ, gm2), parasitic capacitors (Cgs]' Cgs2) and output resistances (rds=lIgds).
In order to obtain a more accurate equivalent passive model, it is important to notice that the TOSI equivalent passive model is obtained through a non-canonical decomposition of the input admittance (or impedance). Moreover, the key in finding a more realistic RLC model is to synthesize the input admittance function without any approximation.
Taking into account (1) and synthesizing the input admittance, after rearranging the terms in (1) so that the parasitic parallel resistor Rp and capacitor Cp are extracted, a first order expression in the form (as+b )/( cs+d) is obtained. This factor naturally appears during the fraction decomposition and the model accuracy is strictly dependent on its synthesis. A common way, reported in several papers which focused on the model, is to approximate this term with b/(cs+d). However, as our simulations showed, this approximation affects the model accuracy, offering a much more simplified and not realistic RLC passive model, mainly for RF design. The methodology we propose in our work consists in a further decomposition of the first order expression as:
Since all fraction terms (a, b, c, d) are nonzero for any active inductor and the model obtained this way is to be used at higher frequencies in GHz domain, the above decomposition is valid and reveals two series branches (RC and RL) connected in parallel.
For further improvement of the model accuracy, all transistor parameters must be considered when computing the TOSI input impedance, including gmb and current source output resistance. This is the second step and currently the input admittance can be expressed as it follows, where Geq is the sum of gm2, gmb2 and gds2 · A good matching between theory and practice while studying the RF behavior of the MOSFET transistors only is achieved by using a suitable small signal MOSFET transistor model. In addition, the key element which sets the frequency response is represented by the transistor parasitic capacitors.
Thus two different MOSFET models are currently developed [10] : a) a capacitor model which considers reciprocal capacitors network for transistor; b) a charge based model, making using of trans capacitances and considering capacitors as non-reciprocal elements.
These models offer different results but as stated in several RF books, the second model gives better results for GHz frequencies, up to 30% of the cut-off frequency. Except [3] where transcapacitances were taken into account, all references on active inductors have used the capacitor model only even if the inductors were designed at higher frequencies. Since our inductor model is developed for GHz frequencies where significant errors are expected, we took into consideration only case b) and this represents also the third step in finding a more accurate TOSI passive model. Consequently, in (4), total node capacitances -C(1). C(2)" including Cgg, Cdd, Csg, are considered instead of node to node capacitances (Cgg, Cgd, Cgb). This means that the gate to source capacitances are replaced with nodal capacitances in (2) and (3) which have adequate values. Moreover, since most TOSI configurations have no floating parasitic capacitors, as the inductor studied in this work, the use of the second model is advisable.
The final model proposed for TOSI architectures with input impedance of second order as described by (1-3) is presented in Fig. 2. (1 ) C Geq Compared to the classical RLC model, ours contains a supplementary RC series branch (the fourth parallel one) which apparently raises the order of the circuit to three. However, since the synthesized circuit is not canonic i.e., there is a pole/zero cancellation explained by the dependencies between the inductive and capacitive branches parameters, the model order remains two. Since this model can be applied to any active inductor having the same input impedance/admittance and all TOSI's implemented with two transistors and having no floating parasitic capacitors are characterized by (1-2), the model is sufficient general. This proposed model is validated by simulations, as shown in Section 4. The utility of this proposed model resides in the theoretical accurate estimation of the simulated inductor parasitic elements and self resonant frequency. Finally, this "improved" model proves that a transistor only simulated inductor is much more than a simple RLC resonator, as considered so far.
III. IMPROVED ACTIVE INDUCTOR
Like any CMOS TOSI, the active inductor studied above has a very small quality factor. This is the reason why a compensation scheme must be used in order to decrease the intrinsic losses at the frequencies of interest. The most common compensation method for VCOs and active inductors consists in using negative resistances, implemented with two cross coupled transistors. In most applications, the negative resistance is dc coupled and thus influences the inductor biasing. In addition to a larger quality factor, obtained by connecting a negative resistance to an active inductor, always the self resonant frequency decreases while the quality factor increases. However, as reported in [12] , it is possible to increase the self resonant frequency while using a negative resistance but only in conjunction with a supplementary positive gate resistance.
In the following, a novel compensation scheme for active inductors, particularly for the basic cell shown in Fig. 1 , considered in differential topology (Fig. 3) is proposed.
Voo Voo V � Basically, it consists of a dc decoupled negative resistance, as previously used and described in [12] but improved in such a way that it acts as a more general negative impedance converter. Thus, a small supplementary positive capacitor is connected between the sources of the cross coupled transistors, which is easy to implement in the layout. Therefore, a negative capacitor will be seen by the active inductor at its inputs. The use of negative capacitors together with active inductors, as we propose in this communication, envisages the increase of inductor self resonant frequency with positive effects upon its frequency capability. No extra compensation scheme is required to increase the inductor quality factor since the negative capacitor already includes a negative resistance, as stated by (5), where Zneg(s) represents the negative resistance input impedance. (5) Consequently, the active inductor will see at the input a negative resistance of value Rneg = -2/gm in series with a negative capacitance with a value determined by the supplementary shunt capacitor (Cx). Therefore, a double compensation is effectively implemented with a single scheme, an increase of both self resonant frequency and inductor quality factor being achieved.
IV. SIMULATION RESULTS
For testing the proposed passive model (Fig. 2) , the active inductor shown in Fig. 1 a was biased for four different frequencies in the GHz domain. All transistor parameters were extracted and used to compute both equivalent RLC models (classical and the proposed one). Finally, the frequency responses of these three circuits were compared. The simulations showed a good matching between the results offered by the proposed model and the behavior of the real inductor, implemented with transistors and modeled. These results are presented in Fig. 4 . '"
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Regarding the improved inductor architecture, it was biased at three resonant frequencies (1.5 GHz, 2.34 GHz and 3.3 GHz). Although a decrease of the self resonant frequency is expected due to the cross coupled transistors parasitics, the negative capacitor compensates them and thus higher resonant frequencies are achieved. Simulations showed a frequency increase of 1.1 GHz for the resonant frequency of 2.34 GHz, while about 1 GHz is obtained for the first and third cases. Large quality factors are obtained for each frequency and particularly with very small current consumption « 350 flA). The current consumption is at least halved compared to the case of using negative resistances only.
An interesting aspect is that, besides the frequency increase, this compensation method has relaxed constraints since one capacitor is enough for all three simulations (10 fF) while the current through the negative resistance is almost constant (� 134 flA). In other words, the method is insensitive to the quality factor tuning at different frequencies. By its performances, this compensation scheme is superior to that proposed in [12] . In any case, higher curr ent consumption is expected if high linearity, low noise and impedance matching are required for the final filter shown in Fig. 3 .
The simulation results are illustrated in Figures 5-7 . All simulations were carried out in 0.18 urn UMC CMOS process. A circuit is going to be implemented in order to test not only the active inductor model proposed in Section II but also the frequency response improvement thanks to the presence of negative capacitors.
CONCLUDING REMARKS
A more accurate equivalent RLC passive model has been proposed for CMOS transistor only simulated inductors. The new model has four branches but is still second order. Simulations have shown good accuracy for this proposed method, almost perfect matching between the frequencies results of the proposed model and the active inductor being noticed. In addition, a novel compensation scheme was applied to the same active inductor consisting of a more general negative impedance converter. A supplementary frequency increase of 1.1 GHz was obtained in the frequency range 1.5 GHz ... 3.3 GHz, with a maximum current consumption of 350 /lA. High quality factors are obtained with this compensation scheme but careful design must be applied to avoid instability.
